Many
Manuals
search
Kategorie
Marki
Strona główna
Achronix
Sprzęt komputerowy
Speedster22i User Macro Guide
Instrukcja Użytkownika
Achronix Speedster22i User Macro Guide Instrukcja Użytkownika Strona 14
Pobierz
Podziel się
Dzielenie się
Dodaj do moich podręczników
Drukuj
Strona
/
224
Spis treści
BOOKMARKI
Oceniono
.
/ 5. Na podstawie
oceny klientów
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
PAGE xiii
www.achronix.com
Speedster Macro Cell Library
1
2
...
9
10
11
12
13
14
15
16
17
18
19
...
223
224
Speedster22i
1
Macro Cell Library
1
Copyright Info
2
Table of Contents
3
Introduction
15
Cell Naming Conventions
16
Item Format Examples
17
Chapter 1 – I/O Cells
18
Bidirectional I/O Pad
19
Set/Reset
21
I/O Cells IOPAD_D
23
IOPAD_D2
26
Non-Registered Input Pad
30
I/O Cells IPAD_D2
36
IPAD_DIFF
37
IPAD_DIFFD
39
IPAD_DIFFD2
41
I/O Cells IPAD_DIFFD2
43
Non-Registered Output Pad
44
I/O Cells OPAD_D
47
I/O Cells OPAD_D2
50
OPAD_DIFF
52
OPAD_DIFFD
54
I/O Cells OPAD_DIFFD
55
OPAD_DIFFD2
57
I/O Cells OPAD_DIFFD2
58
I/O Cells TPAD_D
63
Chapter 2 – Registers
65
Synchronous Clear
69
Synchronous Preset
71
Inputs Output
74
Asynchronous/Synchronous Set
76
Chapter 3 – Logic Functions
99
VHDL Instantiation Template
100
Four Input Lookup Table
101
Parameters
101
Name Type Description
103
Chapter 6 – Memories
106
BRAM80K Pins
107
Memories BRAM80K
109
Read and Write Operations
115
Timing Diagrams
117
Memory Initialization
118
PAGE 102
119
PAGE 103
120
PAGE 104
121
PAGE 105
122
PAGE 106
123
PAGE 107
124
PAGE 108
125
PAGE 109
126
PAGE 110
127
PAGE 118
135
BRAM80KFIFO
136
Name Type
137
Description
137
Memories BRAM80KFIFO
139
PAGE 122
139
PAGE 123
140
PAGE 124
141
PAGE 125
142
PAGE 126
143
Selected Input for Write
144
Write Pointer Reset Use Model
144
PAGE 128
145
PAGE 129
146
PAGE 130
147
PAGE 131
148
PAGE 132
149
Read and Write Count Outputs
150
Status Flags
151
Flag Latency
152
Optional Output Register
153
FIFO Operational Modes
154
FIFO Operations
155
PAGE 140
157
BRAM80KECC
164
BRAM80KECC Pins
165
Memories BRAM80KECC
166
PAGE 149
166
PAGE 150
167
BRAM80KECC Modes of Operation
168
BRAM80KECCFIFO
170
LRAM640 Pins
174
Memories LRAM640
175
PAGE 158
175
LRAM640 Memory Initialization
176
LRAMFIFO
177
parameteris7’h04,
181
Write Error Flag
183
Read Error Flag
183
Chapter 7 – Multipliers
188
Inputs Outputs
189
BMACC56 Pins
190
Multipliers BMACC56
193
PAGE 176
193
PAGE 177
194
PAGE 178
195
PAGE 179
196
PAGE 180
197
PAGE 181
198
PAGE 182
199
BMULT28X28
200
Chapter 8 – Special Functions
201
ACX_DESERIALIZE
203
Speedster Macro Cell Library
204
PAGE 187
204
ACX_CLKGEN
205
ACX_CLKGEN Pins
206
Default
208
ACX_CLKGEN Components
211
Feedback Divider
212
Clock Feedback Selection
212
PLL Control
213
Serial Control Bus (SCB)
213
PAGE 197
214
PAGE 198
215
PAGE 199
216
PAGE 200
217
PAGE 201
218
PAGE 202
219
PAGE 203
220
PAGE 204
221
PAGE 206
223
Revision History
224
Komentarze do niniejszej Instrukcji
Brak uwag
Publish
Drukuj dokument
Drukuj stronę 14
Komentarze do niniejszej Instrukcji