
Multipliers BMACC56
Speedster22i Macro Cell Library
AchronixSemiconductorProprietary PAGE 177
rst_value_mask_adda
The rst_value_mask_adda parameter defines the value assigned to the Adda Mask Input
Registerwhentherst_mask_addainpu tisassertedandthereisactiveedgeoftheclock.The
rst_value_mask_addaparameterdefaultstothevalue1’b0.
rst_value_dout
The rst_value_dout parameter defines the value assigned to the Data Out Output Register
whentherst_dout inputisassertedandthereisactiveedgeoftheclock.Therst_value_dout
parameterdefaultstothevalue56’h0.
rst_value_cout
The rst_value_cout parameter defines the value assigned to the Carry Out Output Register
whentherst_doutinputisasserted andthereisactiveedgeoftheclock.The rst_value_cout
parameterdefaultstothevalue1’b0.
regce_priority_a
Theregce_priority_aparameterde finesthepriorityof thece_aclockenableinputrelativeto
the rst_a reset inpu t during an assertion of the rst_a reset input on the Data Input A Input
Register.Settingregce_priority_ato“rstreg”allowstheDataInputA InputRegistertobeset/
resetat thenext
activeedgeofthe clockwithoutrequiringthece_aclockenableinputto be
active.Settingregce_priority_ato“regce”requiresthatthece_aclockenableinputishighfor
the reset operation to occur at the next active edge of the clock. The default value of the
regce_priority_aparameteris“regce”.
regce_priority_b
Theregce_priority_bparameterdefinesthepriorityofthece_bclockenableinputrelativeto
the rst_b reset input during an assertion of the rst_b reset inpu t on the Data Input B Input
Register.Settingregce_priority_bto“rstreg”allowstheDataInputBInputRegistertobeset/
resetatthenext
activeedgeoftheclock withoutrequiringthe ce_bclock enableinput tobe
active.Settingregce_priority_bto“regce”requiresthatthece_bclockenableinputishighfor
the reset operation to occur at the next active edge of the clock. The default value of the
regce_priority_bparameteris“regce”.
regce_priority_sub
Theregce_priority_subparameterdefinesthepriorityofthece_subclockenableinputrelative
to the rst_sub reset input during an assertion of the rst_sub reset input on the Sub Input
Register.Settingregce_priority_subto“rstreg”allowstheSubInputRegistertobeset/resetat
thenextactiveedgeoftheclock
withoutrequiringthece_subclock enableinputtobeactive.
Setting regce_priority_sub to “regce” requires that the ce_sub clock enable input is high for
the reset operation to occur at the next active edge of the clock. The default value of the
regce_priority_subparameteris“regce”.
regce_priority_cin
Theregce_priority_cinparameterdefinesthepriorityofthece_cinclockenableinputrelative
to the rst_cin reset input du ring an assertion of the rst_cin reset input on the Cin Input
Register.Sett ingregce_priority_cinto“rstreg” allowstheCinInputRegistertobeset/resetat
thenextactiveedgeoftheclock
withoutrequiringthece_cinclockenableinputtobeactive.
Settingregce_priority_cinto“regce”requiresthatthece_cinclockenableinputishigh forthe
reset operation to occur at the next active edge of the clock. The default value of the
regce_priority_cinparameteris“regce”.
Komentarze do niniejszej Instrukcji