Achronix Speedster22i User Macro Guide Instrukcja Użytkownika Pobierz pdf (Strona 68)

Registers DFFE

Speedster22i Macro Cell Library

AchronixSemiconductorProprietary PAGE 52

Verilog Instantiation Template

DFFE #(.init(1’b0))

instance_name

(.q(user_out),

.d(user_din),

.ce(user_clock_enable),

.ck(user_clock));

VHDL Instantiation Template

------------- ACHRONIX LIBRARY ------------

library speedster22i;

use speedster22i.components.all;

------------- DONE ACHRONIX LIBRARY ---------

-- Component Instantiation

DFFE_instance_name : DFFE

generic map ( init => ‘0’)

port map (q => user_out,

d => user_din,

ce => user_clock_enable,

ck => user_clock);

1 2 ... 63 64 65 66 67 68 69 70 71 72 73 ... 223 224

Brak uwag

Achronix Speedster22i User Macro Guide Instrukcja Użytkownika Strona 68